Skip to main content

PLC-S Plus CPU Series Specifications

Plus CPU Series General Specifications

Plus CPU Series General Specifications
SpecificationDescriptionStandards
Operating Temperature-10°C ~ 65°C
14°F ~ 149°F
Storage Temperature-25°C ~ 80°C
-13°F ~ 176°F
Operating Humidity5% ~ 95% RH, Non-condensing
Storage Humidity5% ~ 95% RH, Non-condensing
Vibration
Intermittent Vibration
FrequencyAccelerationAmplitudeTimes
5Hz ≤ f < 9Hz-3.5mm10 times in X, Y, and Z
9Hz ≤ f ≤ 150Hz9.8m/s2 (1G)-
Continuous Vibration
FrequencyAccelerationAmplitudeTimes
5Hz ≤ f < 9Hz-1.75mm10 times in X, Y, and Z
9Hz ≤ f ≤ 150Hz4.9m/s2 (0.5G)-
IEC 61131-2
Shocks
  • Maximum Shock Acceleration: 147m/s2 (15G)
  • Time: 11ms
  • Pulse Wave: Sine Half-Wave (3 times in X, Y, Z)
IEC 61131-2
NoiseSquare Wave Impulse Noise±2kVCIMON Standard
Electrostatic DischargeVoltage: 4kV (contact) 8kV (air)IEC 61131-2
IEC 61000-4-2
Radiated Electromagnetic Field80MHz ~ 1,000MHz
10V/m
IEC 61131-2
IEC61000-4-3
Fast Transient Burst Noise (Voltage)CPU
Power
2kVIEC 61131-2
IEC 61000-4-4
Digital/Analog I/O (AC)
Digital/Analog I/O (DC)1kV
Communication
EnvironmentNo corrosive gas
No dust
Altitude2,000m or less
PollutionPollution Degree 2 or less
CoolingNatural air cooling

Plus CPU Series Physical Specifications

Plus CPU Series Physical Specifications
SpecificationCM3-SP16PDRFCM3-SP32PDTFCM3-SP32PDCF
Weight190g180g180g
Dimensions90mm x 56mm x 60mm
3.543in x 2.205in x 2.362in
PowerDC 12V-24V
Tolerance: -5%, +10%
Inrush Current30A Peak
Permissible Instantaneous Power Failure50ms
Dielectric StrengthBetween Power and FE TerminalsAC 1,500V
1 Minute
Between Output and FE TerminalsAC 3,000V
1 Minute
Between Power and Input TerminalsAC 3,000V
1 Minute
Between Power and Output TerminalsAC 3,000V
1 Minute
Between Input and Output TerminalsAC 3,000V
1 Minute
AC 500V
1 Minute
Insulation ResistanceBetween Power and FE Terminals100MΩ or Higher
1,000V DC Megger
Between Output and FE Terminals100MΩ or Higher
1,000V DC Megger
Between Power and Input Terminals100MΩ or Higher
1,000V DC Megger
Between Power and Output Terminals100MΩ or Higher
1,000V DC Megger
Between Input and Output Terminals100MΩ or Higher
1,000V DC Megger
Communication ChannelsUSBUSB 2.0: Loader Protocol
SerialRS-232(C) (115,200bps maximum)
RS-485 (57,600bps maximum)
CICON Loader
CIMON-HMI
Modbus RTU Master & Slave
User Protocol
Ethernet Port 110/100 Base-T/TX
CICON Loader, CIMON-HMI
Modbus TCP Master & Slave
Ethernet Port 210/100 Base-T/TX
CICON Loader, CIMON-HMI
Modbus TCP Master & Slave
EtherNet/IP Server
Input TypeUniversal
(Sink/Source)
Output TypeRelaySinkSource
Input Voltage Range24V
Tolerance: +20%
Rated Input VoltageDC 24V
Rated Output VoltageDC 24V
AC 250V
DC12 V
DC 24V
Rated Input Current4mA
Rated Output CurrentPoint: 2A
COM: 5A
Point: 0.2A
COM: 2A
ON V/ADC 19V
3mA
OFF V/ADC 6V
1mA
Input Response Time3ms or Less
Output Response Time10ms or Less3ms or Less
Insulation MethodInputPhotocoupler
OutputRelayPhotocoupler

Plus CPU Series Performance Specifications

Plus CPU Series CPU Performance Specifications
SpecificationsCM3-SP16PDRFCM3-SP32PDTFCM3-SP32PDCF
Program Control MethodCyclic execution
Time driven interrupt
Stored Program
Input/Output ControlI/O Refresh
Directed by program instruction
Program LanguagesInstruction List (IL)
Ladder Diagram (LD)
Sequential Function Chart (SFC)
Function Block Diagram (FBD)
FBD Extension
Structured Text (ST)
Data Processing Method32-bit (4 Bytes)
InstructionsSequence60
Application480
Processing SpeedLD83ns/step
MOV71ns/step
Floating-point Arithmetic67ns/step
Floating-point ArithmeticSupport for floating-point arithmetic
Number of Program Blocks128 Blocks Maximum
Operation ModeRemote RUN
Remote STOP
Data Preservation Against Power FailureK data register
Conservation (latch) in M, L, T, C, S, and D data registers
Data registers that use Retain in Global Variable
Supporting ProgramLDScan
Subroutine
Initialize (COLD)
Initialize (HOT)
Periodic Interrupt
Special ConfigurationInitializing Expansion Module
PID Control
I/O input module filter setting
CommunicationUser protocol (Serial)
Modbus Master (RTU & TCP)
Modbus Slave (RTU & TCP)
High-speed Ethernet Link
OPC UA Server
SFCSFC Program
FBDFBD
FBD Extension
STST Program
Global Variable
Periodic Interruption15 Maximum
Cycle setting (10ms ~ 60,000ms, Unit: 10ms)
Priority setting (0~14)
Maximum Expansion Modules14 expansion modules + CPU
15 module chassis total
Self-DiagnosisMonitoring process delay
Watch Dog Timer (Detects delay of scan time)
Memory error
I/O error
Low battery power ON/OFF status
Watch Dog Timer (WDT)10ms ~ 5,000ms
Unit: 10ms
RestartingCold Restart
Hot Restart
TimerCycle: 0.01s ~ 6,553.5s (10ms or 100ms)
On delay
Addition
Monostable
Retriggerable
TC (current value)
TS (setting value)
CounterCounter range: -32,768 ~ 32,767
Up counter
Down counter
Up or Down counter
Ring counter
CC (current value)
CS (setting value)
Event Log100 log maximum
(Power, Mode, Error)
PID64 channels (loops)
Auto-tuning support
FeaturesI/O Reservation
RTC
Online-Edit
Optional: SD/MMC Slot
Capacity of Scan Program128,000 Steps
Memory CardSpecSD Memory Card: FAT32, 32GB
FunctionFirmware upgrade
Firmware downgrade
Program download
Data register memory backup
Data Registers MemoryX8,192
Y8,192
M65,536
L65,536
K65,536
F2,048
T4,096
C4,096
S100 × 100 steps
(00.00 ~ 99.99)
D32,767 WORDs
Z1,024 WORDs
Q512 WORDs
R16 WORDs
(Index)

Memory Allocation

All PLC-S Plus CPUs are allocated the first two WORDs of X (X0.0 ~ X1.F) and first two WORDs of Y (Y0.0 ~ Y1.F).

Physical Y outputs are accessed using Y1.0 ~ Y1.F.

Y0.0 ~ Y0.F are used internally and will NOT result in physical output.

Example

  • In this example, the CM3-SP32PDTF CPU utilizes both X (input) and Y (output).
  • Both allocations begin at WORD 0 (X0.0 and Y0.0).
  • As shown on the No Card line, the next expansion module begins at 20, meaning X2.0 and Y2.0.
    • As a result, the CPU utilizes X0.0 ~ X1.F and Y0.0 ~ Y1.F.